ASIC Implementation of Low Power FP-AU using Reversible Logic

Lieferzeit: Lieferbar innerhalb 14 Tagen

35,90 

Floating Point (FP)-Arithmetic Units (AU)

ISBN: 6139587050
ISBN 13: 9786139587056
Autor: Krishnasamy Natarajan, Vijeyakumar/Sundaram, Kalaiselvi/Bojan, Vinoth kumar
Verlag: LAP LAMBERT Academic Publishing
Umfang: 52 S.
Erscheinungsdatum: 28.04.2018
Auflage: 1/2018
Format: 0.4 x 22 x 15
Gewicht: 96 g
Produktform: Kartoniert
Einband: Kartoniert
Artikelnummer: 5094535 Kategorie:

Beschreibung

This book gives an insight into design of VLSI architectures for floating point arthimetic units using reversible logic for low power applications. Chapter 1 briefs the significance of reversible logic. Chapter 2 discusses various approaches in design of reversible arithmetic circuits. Chapter 3 describes the realization of basic gates in reversible logic. ASIC design of reversible floating point adder is discussed in chapter 4. In Chapter 5 ASIC design of reversible floating point multiplier is deliberated. Finally, chapter 6 concludes the work.

Autorenporträt

Dr.K.N. Vijeyakumar is working as an Associate Professor in Dr.Mahalingam College of Engineering and Technology, Coimbatore, Tamilnadu. His area of interest include ASIC design, low power VLSI design and IC fabrication. He has published more than 25 research papers in reputed international journals.

Herstellerkennzeichnung:


OmniScriptum SRL
Str. Armeneasca 28/1, office 1
2012 Chisinau
MD

E-Mail: info@omniscriptum.com

Das könnte Ihnen auch gefallen …