Low Power CMOS Approximate Voting Architecture for Reliable Computing

Lieferzeit: Lieferbar innerhalb 14 Tagen

35,90 

ISBN: 6139845653
ISBN 13: 9786139845651
Autor: Sundaram, Kalaiselvi/Krishnasamy Natarajan, Vijeyakumar/Natarajan, Saravanakumar
Verlag: LAP LAMBERT Academic Publishing
Umfang: 56 S.
Erscheinungsdatum: 03.07.2018
Auflage: 1/2018
Format: 0.4 x 22 x 15
Gewicht: 102 g
Produktform: Kartoniert
Einband: Kartoniert
Artikelnummer: 5310749 Kategorie:

Beschreibung

Soft errors have a predominant role in the design of integrated electronic circuits. Modular Redundancy is a technique used to suppress the effects caused by soft error. In conventional Triple Modular Redundancy scheme, voter generates error if majority cannot be detected. Introducing approximations in the conventional schemes reduces the error probability. The book presents the design of approximate scheme for alleviating the soft error by combining Inexact Double Modular Redundancy and Approximate Triple Modular Redundancy. The Approximate TMR module overcomes this problem by mediating the output instead of generating error. The scheme is designed using Cadence EDA tool with 180nm technology. Parameter analysis revealed power of the approximate design is being reduced by 49.11% from the existing design.

Autorenporträt

Ms.S.Kalaiselvi completed her Under graduation in ECE in the year 2011 and Masters in Engineering in Applied Electronics under Anna University, Chennai. She has published 5 journals and presented papers in more than 10 conferences. Her research interests are IC design, approximate computing architecture design for image and signal processing.

Herstellerkennzeichnung:


BoD - Books on Demand
In de Tarpen 42
22848 Norderstedt
DE

E-Mail: info@bod.de

Das könnte Ihnen auch gefallen …