Beschreibung
Conventional 24x24 multiply architectures are implemented in floating point multipliers using array multipliers, redundant binary architectures( Pipeline Stages), modified booth encoding, a binary tree of 4:2 Compressors (Wallace tree) and modified carry save array in conjunction with Booth's algorithm. There are number of problems associated with tree and array multipliers. Tree multipliers have many problems like shortest logic delay but irregular layouts with complicated interconnects, irregular layouts not only demand more physical design effort, but also introduce significant interconnect delay. Similarly, array multipliers has also some drawbacks associated with them such as they have larger delay and offer regular layout with simpler interconnects. Also significant amount of power consumption as reconfigurability at run time is not provided according to the input bit width. In order to remove the above problems, Urdhvatriyakbhyam algorithm of ancient Indian Vedic Mathematics is utilized. Simulation of 32-bit Floating Point Multiplier and application of Vedic Mathematics is an important part of this dissertation.
Autorenporträt
Abhijeet Kumar - Assistant Professor, M M University, Mullana, AmbalaM.E, Punjab Engineering College, Chandigarh, B.E, SLIET, Longowal.
