System Level Design from HW/SW to Memory for Embedded Systems

Lieferzeit: Lieferbar innerhalb 14 Tagen

53,49 

5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, Foz do Iguaçu, Brazil, November 3-6,2015, Proceedings, IFIP Advances in Information and Communication Technology 523

ISBN: 3030079171
ISBN 13: 9783030079178
Herausgeber: Marcelo Götz/Gunar Schirner/Marco Aurélio Wehrmeister et al
Verlag: Springer Verlag GmbH
Umfang: xii, 231 S., 92 s/w Illustr., 231 p. 92 illus.
Erscheinungsdatum: 11.12.2018
Auflage: 1/2017
Produktform: Kartoniert
Einband: KT
Artikelnummer: 7606479 Kategorie:

Beschreibung

This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015. The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.

Das könnte Ihnen auch gefallen …