Delay Aware Topology Generation for Network on Chip

Lieferzeit: Lieferbar innerhalb 14 Tagen

39,90 

ISBN: 3659693022
ISBN 13: 9783659693021
Autor: Lit, Asrani/Mahyan, Fariza/Mahyan, Termimi Hidayat
Verlag: LAP LAMBERT Academic Publishing
Umfang: 72 S.
Erscheinungsdatum: 28.09.2015
Auflage: 1/2015
Format: 0.5 x 22 x 15
Gewicht: 125 g
Produktform: Kartoniert
Einband: Kartoniert
Artikelnummer: 8672703 Kategorie:

Beschreibung

Network-on-Chip (NoC) is a scalable bandwidth requirement that using on-chip packet-switched micro-network of interconnects. NoC are based on System-on-Chips(SoCs) that traditionally large-scale multi-processors and distributed computing networks. The NoC performances analysis were evaluated in terms of throughput, queue size, loss and wait time. Meanwhile, Video Object Plane Decoder (VOPD) with 16 cores were used to measured the delay aware topology of NoC. Analysis performances of VOPD is based on the value of hops involved, since VOPD is divided into bisection and quadsection form. Overall, the report proved that the decreased number of hops of VOPD will give a low rate of delay in NoC performances.

Autorenporträt

Asrani Lit is with Department of Electrical & Electronic, Faculty of Engineering, Universiti Malaysia Sarawak (UNIMAS). He obtained his master degree of engineering in Electrical (Microelectronics & Computer System) in 2011.

Herstellerkennzeichnung:


OmniScriptum SRL
Str. Armeneasca 28/1, office 1
2012 Chisinau
MD

E-Mail: info@omniscriptum.com

Das könnte Ihnen auch gefallen …