Implementation of MAC using modified booth algorithm

Lieferzeit: Lieferbar innerhalb 14 Tagen

39,90 

ISBN: 365997224X
ISBN 13: 9783659972249
Autor: Zacharia, Issac P
Verlag: LAP LAMBERT Academic Publishing
Umfang: 60 S.
Erscheinungsdatum: 22.04.2019
Auflage: 1/2019
Format: 0.5 x 22 x 15
Gewicht: 107 g
Produktform: Kartoniert
Einband: Kartoniert
Artikelnummer: 7244966 Kategorie:

Beschreibung

Power dissipation is recognized as a critical parameter in modern VLSI design field. To satisfy MOORES law and to produce consumer electronics goods with more backup and less weight, low power VLSI design is necessary. Fast multipliers are essential parts of digital signal processing systems. The speed of multiply operation is of great importance in digital signal processing as well as in the general purpose processors today, especially since the media processing took off. In the past multiplication was generally implemented via a sequence of addition, subtraction, and shift operations. Multiplication can be considered as a series of repeated additions. The number to be added is the multiplicand, the number of times that it is added is the multiplier, and the result is the product. Each step of addition generates a partial product. In most computers, the operand usually contains the same number of bits. When the operands are interpreted as integers, the product is generally twice the length of operands in order to preserve the information content.

Autorenporträt

Issac P. Zacharia - Head clerk, Roads Sub Division Nedumkandam.

Herstellerkennzeichnung:


OmniScriptum SRL
Str. Armeneasca 28/1, office 1
2012 Chisinau
MD

E-Mail: info@omniscriptum.com

Das könnte Ihnen auch gefallen …