Leakage currents in MOS transistor

Lieferzeit: Lieferbar innerhalb 14 Tagen

35,90 

ISBN: 3659891657
ISBN 13: 9783659891656
Autor: Bikki, P K/Karuppanan, P
Verlag: LAP LAMBERT Academic Publishing
Umfang: 52 S.
Erscheinungsdatum: 06.06.2017
Auflage: 1/2017
Format: 0.4 x 22 x 15
Gewicht: 96 g
Produktform: Kartoniert
Einband: Kartoniert
Artikelnummer: 2469669 Kategorie:

Beschreibung

In order to bring the classification of leakage minimization approaches, analyzed based on their fundamental design and mechanism, such as biasing technique, power gating, and multi-threshold techniques. A brief summary of different leakage control schemes with their merits and demerits along with the limitations by using these schemes are presented. In this survey, origins of leakage currents in a short-channel device and various leakage control techniques for ultra-low power SRAM design are discussed. The rest of the book chapter is organized as follows. In section 2 presents the origin of leakage current in a short-channel device. Various biasing techniques for leakage control SRAM are discussed in section 3. Emerging power gating techniques for low power SRAM designs are presented in section 4. Asymmetrical SRAM designs with multi-threshold transistor are described and comparisons of various low power techniques are tabulated in section 5. Finally, the survey chapter concludes in section 6.

Autorenporträt

P. K. Bikki (MIETE, MIEEE) received M. Tech Degree in VLSI design from M. A. National Institute of Technology, Bhopal in 2012. He is currently pursuing Ph.D. Degree in Motilal Nehru National Institute of Technology, Allahabad. His current research interests are in the area of Low power VLSI Design, and design issues in high-performance.

Herstellerkennzeichnung:


OmniScriptum SRL
Str. Armeneasca 28/1, office 1
2012 Chisinau
MD

E-Mail: info@omniscriptum.com

Das könnte Ihnen auch gefallen …